AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

1. (Currently amended) A CMOS active pixel sensor (APS) transducer array for sensing an image ~~by providing output signals~~, the array having a number of APS's arranged in columns and rows and the array being adapted to decimate the image by accessing output signals only from selected APS's, comprising:
   - ~~a number of APS's arranged in columns and rows;~~
   - power terminal means adapted to be connected to a power supply;
   - ground terminal means adapted to be connected to ground;
   - means for connecting the selected APS's ~~to~~ between the power terminal means and the ground terminal means.

2. (Original) A transducer array as claimed in claim 1 wherein the connecting means comprises:
   - switch means for connecting the selected APS's to the power terminal means; and
   - coupling means for connecting the APS's to the ground terminal means.

3. (Original) A transducer array as claimed in claim 2 wherein the selected APS's are located in an array column.

4. (Original) A transducer array as claimed in claim 2 wherein the selected APS's are located in an array row.

5. (Original) A transducer array as claimed in claim 2 wherein the selected APS's are located in columns and rows of the array.

6. (Original) A transducer array as claimed in claim 2 wherein the selected APS's comprise all of the APS's located in selected array columns.

7. (Original) A transducer array as claimed in claim 2 wherein the selected APS's comprise all of the APS's located in selected array rows.

8. (Original) A transducer array as claimed in claim 1 wherein the connecting means comprises:
    - switch means for connecting the selected APS's to the ground terminal means; and
    - coupling means for connecting the APS's to the power terminal means.

9. (Original) A transducer array as claimed in claim 8 wherein the selected APS's are located in an array column.

10. (Original) A transducer array as claimed in claim 8 wherein the selected APS's are located in an array row.

11. (Original) A transducer array as claimed in claim 8 wherein the selected APS's are located in columns and rows of the array.

12. (Original) A transducer array as claimed in claim 8 wherein the selected APS's comprise all of the APS's in selected array columns.

13. (Original) A transducer array as claimed in claim 8 wherein the selected APS's comprise all of the APS's located in selected array rows.

14. (Currently amended) A CMOS active pixel sensor (APS) transducer array for sensing an image ~~by providing,~~ the array having a number of APS's arranged in N columns and M rows and the array being adapted to decimate the image by accessing output signals only from ~~the~~ selected APS's comprising:

   - ~~a number of APS's arranged in N columns and M rows;~~
   - a power terminal adapted to be connected to a power supply;
   - a ground terminal adapted to be connected to a ground;
   - means for coupling the APS's between the power terminal and the ground terminal comprising:
      - N transistor means wherein each of the N transistor means is connected between APS's in a respective column and the power terminal; and
      - further coupling means for coupling the APS's in the respective columns to the ground terminal.

15. (Original) A transducer array as claimed in claim 14 wherein the further coupling means comprises M transistor means wherein each of the M transistor means is connected between APS's in a respective row and the ground terminal.

16. (Currently amended) A transducer array as claimed in claim 15 comprising control means coupled to the N and M transistor means for selectively activating and deactivating the N and M transistor means.

17. (Currently amended) A CMOS active pixel sensor (APS) transducer array for sensing an image, the array having a number of APS's arranged in N columns and M rows and the array being adapted to decimate the image by accessing ~~by providing~~ output signals only from ~~the~~ selected APS's comprising:

   - ~~a number of APS's arranged in N columns and M rows;~~

- a power terminal adapted to be connected to a power supply;
- a ground terminal adapted to be connected to a ground;
- means for coupling the APS's between the power terminal and the ground terminal comprising:
    - N transistor means wherein each of the N transistor means is connected between APS's in a respective column and the ground terminal; and
    - further coupling means for coupling the APS's <u>in the respective columns</u> to the power terminal.

18. (Original) A transducer array as claimed in claim 17 wherein the further coupling means comprises M transistor means wherein each of the M transistor means is connected between APS's in a respective row and the power terminal.

19. (Currently amended) A transducer array as claimed in claim 18 comprising control means coupled to the <u>N and M</u> transistor means for selectively activating and deactivating the <u>N and M</u> transistor means.

20. (Currently amended) A CMOS active pixel sensor (APS) transducer array for sensing an image<u>, the array having a number of APS's arranged in N columns and M rows and the array being adapted to decimate the image by accessing</u> by providing output signals <u>only</u> from the selected APS's comprising:
- a number of APS's arranged in N columns and M rows;
- a power terminal adapted to be connected to a power supply;
- a ground terminal adapted to be connected to a ground;
- means for coupling the APS's between the power terminal and the ground terminal comprising:
    - M transistor means wherein each of the M transistor means is connected between APS's in a respective row and the power terminal; and

- further coupling means for coupling the APS's
  <u>in the respective row</u> to the ground terminal.

21. (Currently amended) A transducer array as claimed in claim 20
    comprising control means coupled to the <u>M</u> transistor means for
    selectively activating and deactivating the <u>M</u> transistor means.

22. (Currently amended) A CMOS active pixel sensor (APS) transducer
    array for sensing an image<u>, the array having a number of APS's</u>
    <u>arranged in N columns and M rows and the array being adapted to</u>
    <u>decimate the image by accessing</u> ~~by providing~~ output signals <u>only</u>
    from ~~the~~ <u>selected</u> APS's comprising:
    - ~~a number of APS's arranged in N columns and M rows;~~
    - a power terminal adapted to be connected to a power supply;
    - a ground terminal adapted to be connected to a ground;
    - means for coupling the APS's between the power terminal and
      the ground terminal comprising:
        - M transistor means wherein each of the M
          transistor means is connected between APS's
          in a respective row and the ground terminal; and
        - further coupling means for coupling the APS's
          <u>in the respective row</u> to the ground terminal.

23. (Currently amended) A transducer array as claimed in claim ~~20~~ <u>22</u>
    comprising control means coupled to the <u>M</u> transistor means for
    selectively activating and deactivating the <u>M</u> transistor means.

24. (Currently amended) In a CMOS active pixel sensor (APS)
    transducer array having a number of APS's arranged in columns and
    rows and connected to a power supply, for providing output signals
    representing an image and wherein the outputs of selected APS's are
    <u>not accessed to decimate the image thereby reducing</u> ~~decimated to~~
    ~~reduce~~ the output bandwidth of the transducer <u>array</u>, a method of

6

controlling power consumption in the array comprising the steps of:

    a. determining the selected APS's having outputs that are ~~decimated~~ <u>not accessed</u>; and

    b. disconnecting the selected APS's from the power supply.

25. (Original) The method as claimed in claim 24 wherein the selected APS's are located in predetermined columns.

26. (Original) The method as claimed in claim 25 wherein the selected APS's are located in predetermined rows.

27. (Original) The method as claimed in claim 24 wherein the selected APS's are located in every second, second to fourth, or second to eighth columns.

28. (Original) The method as claimed in claim 24 wherein the selected APS's include all of the APS's located in predetermined columns.

29. (Original) The method as claimed in claim 28 wherein the selected APS's include all of the APS's located in predetermined rows.

30. (Original) The method as claimed in claim 24 wherein the selected APS's include all of the APS's located in predetermined rows.